



#26/supp.  
E.D.

5/8/03

THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application Serial No. .... 09/332,270  
Filing Date ..... June 11, 1999  
Inventor ..... Klaus Florian Schuegraf et al.  
Assignee ..... Micron Technology, Inc.  
Group Art Unit ..... 2812  
Examiner ..... Ron E. Pompey  
Attorney's Docket No. .... MI22-532  
Title: Methods for Forming Wordlines, Transistor Gates, and Conductive Interconnects,  
and Wordline, Transistor Gate, and Conductive Interconnect Structures

SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT


References -- See Attached Form PTO-1449

The attached form PTO-1449 is submitted in compliance with 37 CFR §1.56. No admission is made regarding whether any of the submitted references is prior art. Copies of the references are attached.

Respectfully Submitted:

Dated: \_\_\_\_\_

5-6-02

  
D. Brent Kenady  
Reg. No. 40,045

RECEIVED  
MAY - 6 2003  
TECHNOLOGY CENTER 2800



EV026157368

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application Serial No. .... 09/332,271  
Filing Date ..... June 11, 1999  
Inventor ..... Klaus Florian Schuegraf et al.  
Assignee ..... Micron Technology, Inc.  
Group Art Unit ..... 2812  
Examiner ..... Ron E. Pompey  
Attorney's Docket No. .... MI22-532  
Title: Methods for Forming Wordlines, Transistor Gates, and Conductive Interconnects,  
and Wordline, Transistor Gate, and Conductive Interconnect Structures


SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

References -- See Attached Form PTO-1449


The attached form PTO-1449 is submitted in compliance with 37 CFR §1.56. No admission is made regarding whether any of the submitted references is prior art. Copies of the references are attached.

Respectfully Submitted:

Dated: 3-13-02

  
D. Brent Kenady  
Reg. No. 40,045

RECEIVED  
MAY - 6 2003  
TECHNOLOGY CENTER 2800



EL 844055557 US

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application Serial No. .... 09/322,271  
Filing Date ..... June 11, 1999  
Inventor ..... Klaus Florian Schuegraf et al.  
Assignee ..... Micron Technology, Inc.  
Group Art Unit ..... 2812  
Examiner ..... Ron E. Pompey  
Attorney's Docket No. .... MI22-532  
Title: Methods for Forming Wordlines, Transistor Gates, and Conductive Interconnects,  
and Wordline, Transistor Gate, and Conductive Interconnect Structures


SUPPLEMENTAL INFORMATION DISCLOSURE STATEMENT

References -- See Attached Form PTO-1449

The attached form PTO-1449 is submitted in compliance with  
37 CFR §1.56. No admission is made regarding whether any of the submitted  
references is prior art. Copies of the references are attached.

Respectfully Submitted:

Dated: 2-7-02

  
D. Brent Kenady  
Reg. No. 40,045

RECEIVED  
MAY -6 2003  
TECHNOLOGY CENTER 2800

1 Inventor: Klaus Florian Schuegraf et al.  
2 Title: Methods For Forming Wordlines, Transistor Gates, And Conductive  
3 Interconnects, And Wordline, Transistor Gate, and Conductive  
4 Interconnect Structures  
5 Assignee: Micron Technology, Inc.



6  
7 INFORMATION DISCLOSURE STATEMENT

8 The Examiner's attention is directed to the references listed on the attached  
9 Form PTO-1449 and copies of which are attached.

10 Citation of these references are respectfully requested.

11  
12 Respectfully submitted,

13  
14 Date: 6/1/99

15 Attorney: David G. Latwesen, Ph.D.  
16 Reg. No. 38,533

17 Date: \_\_\_\_\_

18 Inventor: \_\_\_\_\_  
19 Klaus Florian Schuegraf

20  
21  
22  
RECEIVED  
MAY -6 2003  
TECHNOLOGY CENTER 2800

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22

Date: 5/24/99

Inventor: Randhir P. S. Thakur  
Randhir P. S. Thakur